srlogicsim.GateList0kLgatestLjava/util/Vector;xpsrjava.util.Vectorٗ}[;IcapacityIncrementI elementCount[ elementDatat[Ljava/lang/Object;xpur[Ljava.lang.Object;Xs)lxpsrlogicsim.MODINߊNhБLModuleDescriptiontLjava/lang/String;LModuleImageNameq~ L ModuleLabelq~ L ModuleNameq~ xr logicsim.Gate IgateimageheightIgateimagewidthInumInputIxIyL imagenameq~ Linq~[ inputTypest[IL onimagenameq~ [outt[Zxp,Pstinputsq~uq~ppppppppppppppppxur[IM`&v겥xppur[ZW 9]xptttsegm5tsegm5srlogicsim.MODOUTQ gxq~ ,toutputsq~uq~sr logicsim.Wire(6.bLnodesq~LpolytLjava/awt/Polygon;xpsq~uq~ srjava.lang.Boolean r՜Zvaluexpsq~#ppppppppxsrjava.awt.PolygonY@Y^cInpointsLboundstLjava/awt/Rectangle;[xpointsq~ [ypointsq~ xppuq~uq~pppppppppppppppxuq~puq~sr logicsim.OR#B7vTxq~ 2,tORsq~uq~sq~sq~uq~ sq~#sq~#ppppppppxsq~&puq~ruq~sq~sq~uq~ sq~#sq~#ppppppppxsq~&puq~ruq~sq~sq~uq~ sq~#sq~#ppppppppxsq~&puq~ruq~@pppppppppppppxuq~puq~sr logicsim.AND>:p+,xq~ 2,@tANDsq~uq~sq~sq~uq~ sq~#sq~#ppppppppxsq~&puq~@uq~xsq~sq~uq~ sq~#sq~#ppppppppxsq~&puq~@uq~sq~sq~uq~ sq~#sq~#ppppppppxsq~&puq~@uq~sq~sq~uq~ sq~#sq~#ppppppppxsq~&puq~@uq~ppppppppppppxuq~puq~sq~L2,@'q~Nsq~uq~sq~sq~uq~ sq~#sq~#ppppppppxsq~&puq~@uq~x,sq~sq~uq~ sq~#sq~#ppppppppxsq~&puq~@uq~6sq~sq~uq~ sq~#sq~#ppppppppxsq~&puq~@uq~Jsq~sq~uq~ sq~#sq~#ppppppppxsq~&puq~@uq~Tppppppppppppxuq~puq~sq~L2,@stANDsq~uq~sq~sq~uq~ sq~#sq~#ppppppppxsq~&puq~@uq~xsq~sq~uq~ sq~#sq~#ppppppppxsq~&puq~@uq~ppppppppppppppxuq~puq~ppppppppppppppx