srlogicsim.GateList0kLgatestLjava/util/Vector;xpsrjava.util.Vectorٗ}[;IcapacityIncrementI elementCount[ elementDatat[Ljava/lang/Object;xpur[Ljava.lang.Object;Xs)lxpsrlogicsim.MODINߊNhБLModuleDescriptiontLjava/lang/String;LModuleImageNameq~ L ModuleLabelq~ L ModuleNameq~ xr logicsim.Gate IgateimageheightIgateimagewidthInumInputIxIyL imagenameq~ Linq~[ inputTypest[IL onimagenameq~ [outt[Zxp,tinputsq~uq~ppppppppppppppppxur[IM`&v겥xppur[ZW 9]xptttSegm2t Segment 2srlogicsim.MODOUTQ gxq~ ,Dtoutputsq~uq~sr logicsim.Wire(6.bLnodesq~LpolytLjava/awt/Polygon;xpsq~uq~ srjava.lang.Boolean r՜Zvaluexpsq~#ppppppppxsrjava.awt.PolygonY@Y^cInpointsLboundstLjava/awt/Rectangle;[xpointsq~ [ypointsq~ xppuq~Duq~pppppppppppppppxuq~puq~sr logicsim.OR#B7vTxq~ 2,tORsq~uq~sq~sq~uq~ sq~#sq~#ppppppppxsq~&puq~uq~sq~sq~uq~ sq~#sq~#ppppppppxsq~&puq~uq~sq~sq~uq~ sq~#sq~#ppppppppxsq~&puq~|uq~6sq~sq~uq~ sq~#sq~#ppppppppxsq~&puq~|uq~"ppppppppppppxuq~puq~sr logicsim.AND>:p+,xq~ 2,JtANDsq~uq~sq~sq~uq~ sq~#sq~#ppppppppxsq~&puq~Juq~"sq~sq~uq~ sq~#sq~#ppppppppxsq~&puq~Juq~Jppppppppppppppxuq~puq~sq~T2,Jmq~Vsq~uq~sq~sq~uq~ sq~#sq~#ppppppppxsq~&puq~Juq~rsq~sq~uq~ sq~#sq~#ppppppppxsq~&puq~Juq~ppppppppppppppxuq~puq~pppppppppppppppx